

Family list

1 family member for: **JP59068921**
Derived from 1 application

1 FORMATION OF THIN FILM

Inventor: YASUI JIYUUROU; SHINOHARA
SHIYOUHEI; (+3)
EC: H01L21/20

Applicant: MATSUSHITA ELECTRIC IND CO LTD

IPC: H01L21/205; H01L21/20; H01L21/203 (+)

Publication info: **JP59068921 A** - 1984-04-19

Data supplied from the **esp@cenet** database - Worldwide

(19) Japan Patent Office (JP)

(12) Publication of Patent Application (A)

(11) Publication Number: Japanese Published Patent Application No. S59-68921

(43) Date of Publication: April 19, 1984

	5 (51) Int. Cl. ³	Identification Mark	JPO File Number
H 01 L	21/20		7739-5F
	21/203		7739-5F
	21/205		7739-5F
	21/285		7638-5F

10 The Number of Inventions: 1

Request for Examination: not made

(4 pages in total)

(54) Thin Film Formation Method

15 (21) Application Number: S57-179405

(22) Date of Filing: October 12, 1982

(72) Inventor: Juro YASUI

c/o Matsushita Electric Industrial Co., Ltd.

1006, Kadoma, Oaza, Kadoma City

20 (72) Inventor: Shohei SHINOHARA

c/o Matsushita Electric Industrial Co., Ltd.

1006, Kadoma, Oaza, Kadoma City

(72) Inventor: Masanori FUKUMOTO

c/o Matsushita Electric Industrial Co., Ltd.

25 1006, Kadoma, Oaza, Kadoma City

(72) Inventor: Shozo OKADA

c/o Matsushita Electric Industrial Co., Ltd.

1006, Kadoma, Oaza, Kadoma City

(72) Inventor: Koichi KUGIMIYA

30 c/o Matsushita Electric Industrial Co., Ltd.

1006, Kadoma, Oaza, Kadoma City

(71) Applicant: Matsushita Electric Industrial Co., Ltd.

1006, Kadoma, Oaza, Kadoma City

(74) Representative: Patent Attorney, Toshio NAKAO and another

5

Specification

1. Title of the Invention

Thin Film Formation Method

2. Scope of Claim

10 A method for forming a thin film, characterized in that, after a thin film is formed on the surface of a substrate by chemical vapor deposition, a thin film with a predetermined thickness is formed on a semiconductor substrate by a sputtering method using the substrate as a target.

3. Detailed Description of the Invention

15 Industrial Field of the Invention

The present invention relates to a thin film formation method in a manufacturing process of a semiconductor device.

Structure of Prior Art and its Problem

20 In the manufacturing process of a semiconductor device such as MOSLSI, for example, thin films of insulator, semiconductor, or metal are formed several times. As the formation method, a CVD method (chemical vapor deposition) under atmospheric pressure or reduced pressure, a vacuum deposition method, a sputtering method, or the like is selected depending on the kind of thin film. For example, in the manufacturing process of an Si gate MOSLSI, an SiO₂ film or a PSG (phosphosilicate glass) film is formed by a CVD method as an interlayer insulating film between a first layer wiring formed of polycrystalline Si and a second layer wiring formed of Al.

25 The amount of impurities which adversely affect the characteristics of MOSLSI, such as heavy metal or alkali ions, contained in an SiO₂ film or a PSG film formed by a CVD method is small. This is because a highly pure reactive gas such as SiH₄, O₂, or PH₃ is used in a CVD method since the gas purification is easy. On the other hand,

since the CVD method is conducted to form a thin film at low temperature, for example, 450 °C, the thin film has weak adhesion to the substrate and its density is not sufficient. Accordingly, it is necessary to perform heat treatment at high temperature close to 1000 °C in order to strengthen the adhesion and increase the density so that the film has 5 adequate characteristics as an interlayer insulating film.

As the density of LSI becomes higher, in order to form a MOS transistor with fine dimension, it is necessary that the junction depth of source and drain be shallow. For example, in order to form a MOS transistor with the gate length of 1.5 μm, the junction depth of source and drain needs to be approximately 0.3 μm. After B is added 10 to the source and drain regions by ion implantation, conventional heat treatment at high temperature of 1000 °C cannot be performed. Therefore, an SiO₂ film or a PSG film just formed by a CVD method as an interlayer insulating film is not adequately dense, so that the film has poor withstand voltage, impurity stopping power, alkali ion trapping force, and the like, which are required for an interlayer insulating film.

15 In addition, the above-described SiO₂ film or PSG film formed as an interlayer insulating film of LSI by a CVD method has poor step coverage over the underlying wirings. Therefore, an overlying wiring formed on such SiO₂ film or PSG film has small thickness at where it intersects with the underlying wiring, thin line width when forming a pattern by etching, or even easiness of breaking in a bad case. In order to 20 solve this problem, a PSG film containing phosphorus at high concentration is formed as an interlayer insulating film and subject to heat treatment in an atmosphere containing phosphorus at 1000 °C so as to cause a flow, which means so-called reflow treatment has been conducted. However, the reflow treatment, which is heat treatment at a temperature as high as 1000 °C, also cannot be performed to form a source and 25 drain junction that is shallow as described above; therefore, a problem such as thinning or breaking of the overlying wiring is often caused in the manufacture of a high density LSI.

As described above, in the manufacturing process of a high density LSI for which heat treatment at high temperature cannot be performed, an interlayer insulating 30 film formed by a conventional CVD method becomes a major cause of decrease in

manufacturing yield and reliability.

Object of the Invention

It is an object of the present invention to provide a method for forming a thin film, in which the amount of impurities contained is small, having sufficiently good characteristics even without conducting heat treatment at high temperature, and a thin film forming apparatus.

Structure of the Invention

A sputtering method is one of the thin film formation methods. This is a method in which a target is bombarded with Ar ions, for example, which are accelerated by a high electric field so that the atoms constituting the target are dissociated and attached to a semiconductor substrate, for example, which is placed so as to oppose to the target; thereby, forming a thin film.

The feature of the thin film formation method of the present invention is to form a thin film on a first substrate by the above-described CVD method, then, using the first substrate with the thin film as a target, consecutively form a thin film with a desired thickness by a sputtering method on the surface of a semiconductor substrate which is placed so as to oppose to the target.

As already described, the amount of impurities contained in the thin film formed on the first substrate by a CVD method can be sufficiently small with the use of highly pure reactive gas.

On the other hand, in a sputtering method, atoms which are dissociated from the target have high energy. This is because the atoms are knocked out from the target surface by Ar ions with high energy, accelerated by a high electric field, and a thin film which is formed by attachment of these high energy atoms to a semiconductor substrate surface has a strong adhesion with respect to the semiconductor substrate and is sufficiently dense even without heat treatment at high temperature.

Therefore, as described above, the present invention is to use as a target the first substrate with the thin film in which the amount of impurities contained is small, formed on its surface by a CVD method, when a thin film with good characteristics is formed by a sputtering method. Furthermore, the first substrate which is used as the

target is set so as to oppose to a semiconductor substrate, without being contaminated from the outside after the thin film is formed.

Description of Embodiment

An embodiment of the present invention will be described hereinafter.

5 A cross-sectional view of a thin film formation apparatus in this embodiment is shown in FIG. 1.

The thin film formation apparatus shown in FIG. 1 has a film formation chamber 1 and a preliminary exhaust chamber 2. In the film formation chamber 1, a first substrate such as a quartz substrate 3, for example; a holding electrode 4, 10 incorporating a heating device for heating the held quartz substrate 3 and a magnet for accelerating electrons at the time of sputtering, which holds the first substrate; a sputtering electrode 5; and an opposing electrode 6 are provided. Furthermore, a CVD reactive gas introducing pipe 7, a sputtering Ar gas introducing pipe 8, and an exhaust pipe 9 leading to an exhaust pump for exhausting the inside of the film formation 15 chamber 1 are connected thereto.

The preliminary exhaust chamber 2 has a semiconductor substrate holder 11 on which a semiconductor substrate 10 is placed, and an exhaust pipe 12 leading to an exhaust pump is connected to the preliminary exhaust chamber 2. In addition, a door 13 is provided on a partition wall between the film formation chamber 1 and the 20 preliminary exhaust chamber 2; and a carrier device which opens the door 13, places the semiconductor substrate 10, and carries the semiconductor substrate holder 11 from the preliminary exhaust chamber 2 to the film formation chamber 1 or vice versa is also provided.

A case where a PSG film is formed on the surface of the semiconductor 25 substrate 10 with the use of this thin film formation apparatus will be described.

A plurality of semiconductor substrates 10 are placed on the semiconductor substrate holder 11 and set in the preliminary exhaust chamber 2. The door 13 is closed and the inside of the preliminary exhaust chamber 2 is exhausted by the exhaust pump leading to the exhaust pipe 12.

30 On the other hand, in the film formation chamber 1, a PSG film 14 is formed

on the surface of the quartz substrate 3 which is the first substrate by a CVD method. First, the film formation chamber 1 is exhausted until the degree of vacuum reaches 10^{-5} Torr by the exhaust pump leading to the exhaust pipe 9. In the meantime, the quartz substrate 3 held by the holding electrode 4 is heated to 350 °C by the heating device of the holding electrode 4. After that, reactive gases of SiH₄, O₂, and PH₃ are introduced from the reactive gas introducing pipe 7 and the degree of vacuum in the film formation chamber 1 becomes stable at 10 Torr, and then, high-frequency power is applied between the opposing electrode 6 and the holding electrode 4. Between these electrodes, the reactive gas molecules are excited by the high-frequency power and reactions between gases become easy to occur. As a result, an SiO₂ film formed by the reaction between SiH₄ and O₂, including P that is decomposed from PH₃ gas, is formed on the surface of the quartz substrate 3 held and heated by the holding electrode 4. That is, the PSG film 14 is formed. The flow of PH₃ is controlled so that the amount of P that is included in the PSG film 14 is 4 weight%, for example, and the reaction time, that is, the time high-frequency power is applied, is controlled so that the film thickness becomes 1 μm, for example (FIG. 1a).

The PSG film 14 formed on the surface of the quartz substrate 3 at this time is not dense since the temperature of the quartz substrate 3 at the time of film formation is as low as 350 °C. However, the amount of impurities contained is sufficiently small, 20 since highly dense reactive gases SiH₄, O₂, and PH₃ are used, and there is no contamination from the inner wall, the opposing electrode 6 or the like owing to the temperature as low as 350 °C in the film formation chamber 1.

When the residual gas is exhausted by the exhaust pipe 9 and the degrees of vacuum in the film formation chamber 1 and the preliminary exhaust chamber 2 become 25 equal to each other, the door 13 provided on the partition wall between these two spaces opens, the semiconductor substrate holder 11 on which the semiconductor substrates 10 are placed is carried from the preliminary exhaust chamber 2 to the film formation chamber, and each semiconductor substrate 10 is set so as to oppose to each of the quartz substrates 3 under the holding electrode 4.

30 Ar gas is introduced from an Ar gas introducing port 8, and high-frequency

power is applied between the sputtering electrode 5 and the holding electrode 4 incorporating the magnet. At this time, sputtering using the quartz substrate 3 on the surface of which the PSG film 14 is formed, used as a target, is performed. Si, O, and P atoms which constitute the PSG film 14 are knocked out by accelerated Ar ions, fly to 5 the surface of the semiconductor substrate 10 which is positioned so as to oppose to the target, and a PSG film 15 is formed again on the surface of the semiconductor substrate 10.

When the PSG film 15 with a desired thickness such as 0.5 μm, for example, is formed, high-frequency power and Ar gas are stopped, and the residual gas is 10 discharged from the exhaust port 9. After that, the door 13 opens and the semiconductor substrate holder 11 on which the semiconductor substrates 10 are placed is carried from the film formation chamber 1 to the preliminary chamber 2 and taken outside.

When the PSG film 15 is formed by a sputtering method in the above-described 15 way, Si, O, and P atoms knocked out from the quartz substrate 3 as a target have sufficiently high energy. Therefore, the PSG film 15 which is formed on the surface of the semiconductor substrate 10 where an underlying wiring is formed has good step coverage over the underlying wiring, and is dense enough to block moisture, impurities or the like from entering from the outside. In addition, the concentration of P in the 20 PSG film 15 which determines the gettering effect with respect to alkali ions deteriorating the characteristics of the semiconductor device can be precisely controlled by controlling the PH₃ flow at the time of forming the PSG film 14 on the surface of the quartz substrate 3 by a CVD method. Furthermore, a highly pure reactive gas is used when forming the PSG film 14 on the surface of the quartz substrate 3 by a CVD 25 method, and the temperature when forming the PSG film 15 by a CVD method or a sputtering method is low, so that impurities from the outside do not enter. Accordingly, the PSG film 15 has a significant feature that the content of impurities, which adversely affect the characteristics of a semiconductor device, is small. In this way, since an interlayer insulating film with good characteristics can be formed without performing 30 heat treatment at high temperature, manufacture of a highly reliable LSI with high

density becomes easy.

In addition, in this embodiment, when the PSG film 15 is formed on the surface of the quartz substrate 3 by a CVD method, a PSG film is also formed on the inner wall of the film formation chamber 1. Therefore, impurities such as metal ions can be prevented from coming out from the inner wall of the film formation chamber 1, when forming the PSG film on the surface of the semiconductor substrate 10 by a sputtering method later. Accordingly, this embodiment also has an advantage that the PSG film formed on the semiconductor substrate 10 is not contaminated.

In the above-described embodiment, when forming the PSG film 14 on the surface of the quartz substrate 13 by a CVD method, a plasma-enhanced CVD method in which a reactive gas is excited by high frequency power is used; however, a CVD method in which thermal decomposition reaction is used or a photo-excited CVD method in which a reactive gas is excited by ultraviolet radiation may be used. In addition, as for a thin film formation apparatus, it is not necessarily required that a CVD method and a sputtering method are performed in the same film formation chamber 1 as in the embodiment. The quartz substrate 3 on which the PSG film 14 is formed by a CVD method may be carried to an adjacent chamber so that the PSG film 15 is formed on the surface of the semiconductor substrate 10 by a sputtering method there. Furthermore, as long as contamination from the outside is fully considered, after the PSG film is formed on the surface of the quartz substrate by a CVD method, the PSG film 15 may be formed on the surface of a semiconductor substrate 11 with the use of the quartz substrate 3 as a target in another sputtering apparatus.

Although the method and apparatus for forming a PSG film used as an interlayer insulating film of a semiconductor device have been described above, the manufacturing method according to the present invention has great effects also in a case where a refractory metal thin film is formed for forming a gate electrode. Refractory metals such as Mo are expected as a gate electrode material of a high-density and high-speed LSI, since their electric resistance is two digits smaller, compared to polycrystalline Si which is conventionally used as a gate electrode. However, in a case where a thin film is formed by a sputtering method, a highly pure target is hard to be

obtained; and therefore, it is difficult to form a refractory metal thin film in which the amount of alkali ions and other impurities contained is small. And this is a major obstacle to the use of a refractory metal as a gate electrode. Thus, by using the thin film formation method of the present invention, a target having a refractory metal thin film in which the amount of impurities contained is small can be easily obtained, and a refractory metal thin film in which the amount of impurities contained is small can be formed by a sputtering method; therefore, a high-density and high-speed LSI with high reliability can be manufactured with a high yield.

Effects of the Invention

A dense thin film in which the amount of impurities contained adversely affecting a semiconductor device is small and which has sufficiently good characteristics even without conducting heat treatment at high temperature can be formed.

4. Brief Description of the Drawings

FIG. 1 and FIG. 2 are schematic cross-sectional views of a thin film formation apparatus for describing the thin film formation method of the present invention.
3: quartz substrate, 4: holding electrode used when forming a thin film by a CVD method and a sputtering method, 5: electrode used in sputtering, 6: opposing electrode used in performing a plasma-enhanced CVD method, 10: semiconductor substrate, 14: thin film formed on the surface of a quartz substrate by a CVD method, 15: thin film formed by a sputtering method

⑨ 日本国特許庁 (JP) ⑩ 特許出願公開
 ⑪ 公開特許公報 (A) 昭59—68921

⑫ Int. Cl. ¹	識別記号	序内整理番号	⑬ 公開 昭和59年(1984)4月19日
H 01 L 21/20		7739—5F	
21/203		7739—5F	発明の数 1
21/205		7739—5F	審査請求 未請求
21/285		7638—5F	

(全 4 頁)

⑭ 薄膜の形成方法

⑮ 特 願 昭57—179405

⑯ 出 願 昭57(1982)10月12日

⑰ 発明者 安井十郎

門真市大字門真1006番地松下電器産業株式会社内

⑱ 発明者 犬原昭平

門真市大字門真1006番地松下電器産業株式会社内

⑲ 発明者 福本正紀

門真市大字門真1006番地松下電器産業株式会社内

⑳ 発明者 岡田昌三

門真市大字門真1006番地松下電器産業株式会社内

㉑ 発明者 釘宮公一

門真市大字門真1006番地松下電器産業株式会社内

㉒ 出願人 松下電器産業株式会社

門真市大字門真1006番地

㉓ 代理人 弁理士 中尾敏男 外1名

明細書

1、発明の名称

薄膜の形成方法

2、特許請求の範囲

基板の表面に気相化学堆積法により薄膜を形成した後、前記基板をターゲットとするスパッタリング法により半導体基板に所定の厚さの薄膜を形成することを特徴とする薄膜の形成方法。

3、発明の詳細な説明

産業上の利用分野

本発明は半導体装置の製造工程における薄膜の形成方法に関するものである。

従来例の構成とその問題点

半導体装置、例えばMOSLSIの製造工程において絶縁体、半導体あるいは金属の薄膜が何度か形成されるが、その形成方法は薄膜の種類に応じて大気圧下又は減圧下におけるCVD法

(chemical vapor deposition: 気相化学堆積法)、真空蒸着法、スパッタリング法等が選択される。たとえばSiゲートMOSLSIの製

造工程においては多結晶Siよりなる第1層配線とAlよりなる第2層配線間の層間絶縁膜としてSiO₂膜やPSG(リンケイ酸ガラス)膜がCVD法で形成される。

CVD法で形成されたSiO₂膜やPSG膜は重金属やアルカリイオン等MOLSISの特性に悪影響を及ぼす不純物の含有量が少ないのでガスの精製が容易なためCVD法ではSiH₄、O₂やPR₃等高純度の反応ガスを用いるためである。一方CVD法は其長たとえば450°Cで薄膜を形成するためこの薄膜は基板への密着力が弱く堅密さが不十分である。したがって密着力を強化し堅密にして層間絶縁膜として十分な特性をもたせるために1000°Cに近い高温での熱処理を施す必要がある。

LSIの高密度化が進み膜寸法のMOSトランジスタを形成するためにはソース、ドレインの接合深さを浅くする必要がある。たとえばゲート長が1.6μmのMOSトランジスタを形成するにはソース、ドレインの接合深さを0.3μm程度に

する必要があり、ソース、ドレイン領域にイオン注入でBを添加した後は、従来の1000°Cという高溫の熱処理を施すことができない。そのため層間絕縁膜としてCVD法で形成しただけのSiO₂膜やPSG膜は、緻密さが不十分なため層間絕縁膜として必要な耐熱性あるいは不純物阻止能がアルカリイオン補強力などがある。

またLSIの層間絶縁膜としてCVD法で形成した前記のSiO₂膜やPSG膜は下部配線までのステップカバレッジが悪い。そのためこれらSiO₂膜かPSG膜上に形成した上部配線は下部配線と交差する部分で厚さが少なったり、エッチングによるパターン形成の際に露感が細くなったり、さらにひどくなると断面さえも生じやすくなる。この問題を解決するため層間絶縁膜に高濃度のリンを含むPSG膜を形成し1000°Cのリンを含む雰囲気中で熱処理を施して流动させる、いわゆるリフロー処理を行っていた。しかしながらこの1000°Cの高温の熱処理であるリフロー処理は前述のように浅いソース、ドレイン接合を

1の基板に薄膜を形成しきれいでこの薄膜が形成された第1の基板をターゲットとしてスパッタリング法により対向して離かれた半導体基板の表面に所望の厚さの薄膜を形成することを目標とするものである。

すでに述べたようにCVD法で第1の基板に形成した薄膜は純度の高い反応ガスを用いることによって不純物含有量を十分に少なくすることができる。

一方、スパッタリング法ではターゲットから解離した原子は高いエネルギーを有している。これは高電界で加速された高エネルギーのArイオンによりターゲット表面からたき出されたためで、この高エネルギーの原子が半導体基板表面に付着することにより形成された薄膜は半導体基板への密着性が強く高溫の熱処理を施さなくても十分な緻密さを有している。

したがって本発明は上述のように特性的の良い薄膜をスパッタリング法で形成する際に、不純物含有量の少ない薄膜がCVD法で表面に形成された

形成するためには行なうことができず、したがって高密度のLSI製造においては上部配線の網りか断線等の問題が生ずることが多い。

以上に述べたように高温の熱処理を施すことができない高密度LSIの製造工程においては従来のCVD法で形成した層間絶縁膜は製造歩留りや信頼性の低下の大きさの原因となる。

総括的目的

本発明は不純物の含有量が少なく、さらに高溫で無熱処理を施さなくとも十分に特性的の良い薄膜を形成する方法および薄膜形成装置を提供することを目的とする。

発明の構成

薄膜の形成方法の一つにスパッタリング法がある。これはたとえばArイオンを高電界で加速しターゲットに衝突させてターゲットを構成する原子を解離させターゲットに対向して離かれたとえば半導体基板に付着させることにより薄膜を形成するものである。

本発明の薄膜形成方法は、前述のCVD法で第

1の基板を、しかもこの薄膜が形成されたあと外部から汚染されることなく半導体基板に対向させてターゲットとして用いるものである。

実施例の説明

以下に本発明の一実施例を説明する。

本実施例での薄膜形成装置の断面図を第1図に示す。

第1図に示す薄膜形成装置は膜形成室1と予備供気室2を有している。膜形成室1内には第1の基板たとえば石英基板3と、これを保持し、保持する石英基板3を加熱するための加熱装置及びスパッタ時に電子を加速するための磁石を内蔵する保持電極4、スパッタ用電極5、対向電極6が設けられ、さらにCVD用の反応ガス導入管7、スパッタ用のArガス導入管8と膜形成室1内を排気するために排気ポンプにつながる排気管9が接続されている。

予備供気室2には半導体基板10を置いた半導体基板保持具11があり、排気ポンプにつながる排気管12が接続されている。また膜形成室1

と予備排気室2との隔壁には扉13が設けられており、この扉13を閉めて半導体基板1〇を取扱して半導体基板保持具11を予備排気室2から膜形成室1にあるいはその逆方向に搬送するための搬送装置も設けられている。

この薄膜形成装置を用いて半導体基板1〇の表面にPSG膜を形成する場合について説明する。

複数の半導体基板1〇が半導体基板保持具11に板置されて予備排気室2に置かれる。扉13が閉じられ排気管12につながった排気ポンプにより予備排気室2内が排氣される。

一方膜形成室1内では第1の基板である石英基板3表面にPSG膜14がCVD法で形成される。まず膜形成室1が排気管12につながる排気ポンプで真空度が 10^{-3} Torr となるまで排氣され、その後に保持電極4間に保持された石英基板3は保持電極4の加熱装置により360°Cに保たれて加熱される。その後反応ガス導入管7から反応ガスであるSiH₄、O₂、PH₃が導入され膜形成室1内の真空度が10 Torr に設定した後、対向電極6と

二つの空間の隔壁に設けられた扉13が開いて半導体基板1〇が設置された半導体基板保持具11が予備排気室2から膜形成室に搬送され、保持電極4の下方において、各半導体基板1〇が石英基板3の各々に対向するよう置かれる。

Arガス導入口8よりArガスが導入され、磁石を内蔵する保持電極4とスパッタ用電極6の間に高周波電力が印加される。この時に表面にPSG膜14が形成された石英基板3をターゲットとするスパッタリングが行なわれ、PSG膜14を形成するSi、O、PH₃原子が加速されたArイオンによりたたき出され、ターゲットと対向して位置する半導体基板1〇表面に飛来し、再びこの半導体基板1〇表面にPSG膜15が形成される。

所定の膜厚例えば0.5 μm のPSG膜15が形成されると高周波電力とArガスがきられ、残存ガスが排気口9より排出された後扉13が閉めて半導体基板1〇が取扱された半導体基板保持具11は膜形成室1から予備室2に搬送され外に取出される。

保持電極4間に高周波電力が印加される。両電極間では反応ガス分子が高周波電力により励起されガス間の反応が起りやすくなる。その結果、保持電極4に保持され加熱された石英基板3の表面にPH₃ガスより分解したPを含むSiH₄とO₂との反応により形成されたSiO₂膜、すなわちPSG膜14が形成される。PSG膜14に含まれるPの量は例えば4重層多になるようPH₃の流量を制御し、膜厚は例えば1 μm になるように反応時間すなわち高周波電力の印加時間を制御する(第1回)。

この時に石英基板3表面に形成されたPSG膜14は膜形成時の石英基板3の温度が350°Cと低いために緻密ではないが高密度の反応ガスSiH₄、O₂、PH₃を用いること、膜形成室1内の温度が350°C以下と低いため内壁や対向電極6等から汚染されることもないため、不純物の含有量は十分に少なくなっている。

残留ガスが排気管9より排氣され膜形成室1と予備排気室2との真空度が低くなると、これら

以上述べた方法でスパッタリング法によりPSG膜15が形成される際に、ターゲットである石英基板3よりたたき出されたSi、O、P原子は十分高いエネルギーを有しているために下部配線が形成された半導体基板1〇の表面に形成されたPSG膜15は下部配線上のステップカバレッジが良く、外部から水分か不純物等が混入するのを阻止する十分な緻密さをもっている。また半導体装置の特性を劣化させるアルカリイオンに対するグッタリング効果を決めるPSG膜15中のP濃度はCVD法で石英基板3表面にPSG膜14を形成する際のPH₃流量を制御することにより精密に制御することができる。さらにCVD法で石英基板3表面にPSG膜14を形成する際に高周波の反応ガスを用いており、またCVD法やスパッタリング法でPSG膜15を形成する際の温度が低いため外部から不純物の侵入することがなく、PSG膜15は半導体装置の特性に悪影響を及ぼす不純物の含有量が少ないという大きな特長を有している。このように高周波の熱処理を施すことな

く物性の良い薄間絕縁膜が形成できるために、高密度かつ信頼性の高いLSIの製造が容易になる。

また本実施例ではCVD法で石英基板3表面にPSG膜16を形成する際に、膜形成室1内壁にもPSG膜が形成され、そのために後で半導体基板10表面にPSG膜をスパッタリング法で形成する際に膜形成室1内壁から金属イオンなどの不純物が出てのを防ぐため、半導体基板10が形成されたPSG膜が汚染されることがないという長所もあわせもっている。

以上に述べた実験例ではCVD法で石英基板3表面にPSG膜14を形成するのに高周波電力で反応ガスを励起するプラズマCVD法を用いているが、熱分解反応を用いるCVD法あるいは紫外光で反応ガスを励起する光CVD法を用いても良い。また薄膜形成装置は実験例のようにCVD法とスパッタリング法を同一の膜形成室1内で行う必要はなく、CVD法でPSG膜14が形成された石英基板3が接続するチャンバーに搬送されて

として用いることの大きな障害となっている。そこで、不純物の導入の形成方法を用いると容易に不純物の含有量が少ない高融点金属薄膜を有するゲートが得られ、不純物含有量の少ない高融点金属薄膜がスパッタリング法で形成できるので高密度、高速度かつ高信頼性のLSIを高歩留りで製造することができる。

発明の効果

半導体装置に悪影響を及ぼす不純物の含有量が少なく、かつ高溫での熱処理を施さなくても十分特性の良い駿速な薄膜を形成することができる。

4. 図面の簡単な説明


第1図、第2図は本発明の薄膜の形成方法を説明するための薄膜形成装置の概略断面図である。

3……石英基板、4……CVD法用びんスパッタリング法で薄膜を形成する膜の保持電極、5……スパッタリング時の電極、6……プラズマCVD法を行う場合の対向電極、10……半導体基板、14……CVD法で石英基板表面に形成した薄膜、16……スパッタリング法で形成した薄膜。

そこで半導体基板10表面へスパッタリング法でPSG膜15が形成されても良い。さらには、外筒からの汚染が十分考慮されれば、CVD法で石英基板表面にPSG膜を形成した後、他のスパッタリング装置でこの石英基板3をターゲットとして用いて半導体基板10表面にPSG膜16を形成してもよい。

以上は半導体装置の薄間絶縁膜として用いるPSG膜を形成する方法と膜厚について説明してきたが、ゲート電極を形成するために高融点金属薄膜を形成する場合にも本発明の製造方法は大きな効果を有する。Mo等の高融点金属は、従来ゲート電極として用いられている多結晶Siに比べ、熱抵抗が2倍も小さいため高密度、高速度のLSIのゲート電極材料として期待されている。しかししながら薄膜形成をスパッタリング法により形成する場合に高純度のターゲットが得がたく、そのためアルカリイオンをはじめとする不純物含有量の少ない高融点金属薄膜を形成するのが困難である。そしてこのことが高融点金属をゲート電極

第1図



第2図

